



Applicant(s)	Roohparvar	INFORMATION DISCLOSURE STATEMENT FORM PTO-1449
Serial No.	09/608,580	
Filing Date	June 30, 2000	
Group Art Unit	2818	
Examiner Name	Unknown PHAN	
Attorney Docket No.	400.006US01	
Title: ZERO LATENCY-ZERO BUS TURNAROUND		Sheet 1 of 1

U.S. Patent References				
Examiner Initials	Patent No.	Issue Date	Name	Filing Date
TP	5,041,886	08/20/91	Lee	09/25/89 365/185.30
TP	5,537,354	07/16/96	Mochizuki et al.	12/14/94 365/189.04
TP	5,600,605	02/04/97	Schaefer	06/07/95 365/233
TP	5,666,321	09/09/97	Schaefer	09/01/95 365/233
TP	5,751,039	05/12/98	Kauffman et al.	09/19/97 257/316
TP	5,787,457	07/28/98	Miller et al.	10/18/96 711/105
TP	5,808,946	09/15/98	Roohparvar	03/27/97 365/200
TP	5,835,956	11/10/98	Park, et al.	03/17/97 365/233
TP	5,936,903	08/10/99	Jeng et al.	08/07/98 365/233
TP	5,995,438	11/30/99	Jeng, et al.	08/07/98 365/230.03
TP	6,026,465	02/15/00	Mills et al.	06/18/97 711/103
TP	6,081,477	06/27/00	Li	12/03/98 365/233
TP	6,137,133	10/24/00	Kauffman et al.	05/11/98 257/316
TP	6,141,247	10/31/00	Roohparvar et al.	12/21/98 365/185.08
TP	6,154,418	11/28/00	Li	02/14/00 365/233

Foreign Patent References				
Examiner Initials	Foreign Patent		Name	Publication Date
	Country	No.		

Other References	
Examiner Initials	Author, Title, Date, Pages, etc.
TP	Keeth, et al., "DRAM circuit design: a tutorial," IEEE Press, 2001, pp.16-23, 142-153
TP	Micron Semiconductor Products, Inc., "2Mb, Smart 5 BIOS-Optimized Boot Block Flash Memory," <u>Flash Memory</u> www.micron.com, copyright 2000, Micron Technology, Inc., pp. 1-12
TP	Micron, "16 Mb: x16 SDRAM" <u>Synchronous DRAM</u> , www.micron.com, copyright 1999 Micron Technology, Inc., pp. 1-51

RECEIVED
JAN 19 2001
TECHNOLOGY CENTER 2800

Examiner Signature	Trong Phan	Date Considered	7/6/01
*Examiner: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.			